WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:
H04L 1/18

A1
(11) International Publication Number: WO 97/37459
(43) International Publication Date: 9 October 1997 (09.10.97)

(21) International Application Number: PCT/US97/04693

(22) International Filing Date: 28 March 1997 (28.03.97)

(30) Priority Data:

08/626,008

1 April 1996 (01.04.96) US

(71) Applicant: ERICSSON INC. [US/US]; 7001 Development Drive, P.O. Box 13969, Research Triangle Park, NC 27709 (US).

(72) Inventor: DOIRON, Timothy, J.; 404 Capital Lane, Forest, VA 24551 (US).

(74) Agent: LASTOVA, John, R.; Nixon & Vanderhye P.C., 8th floor, 1100 North Glebe Road, Arlington, VA 22201-4714 (US). (81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: METHOD AND APPARATUS FOR DATA RECOVERY IN ARQ SYSTEMS

(57) Abstract

The present invention recovers data utilizing information from previously received data packets to reconstruct a data packet with an ever increasing probability of reconstructing the actually transmitted data packet. With each new reception, the accumulated information brings the receiver closer to obtaining the actually transmitted data packet. This use of information which might otherwise be discarded permits highly efficient and effective bit error correction particularly useful in hostile communications environments by transceivers with limited data processing and/or memory ressources.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	Fl	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TŤ	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	ΙT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Кутдуханал	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korca	PL	Poland		
CN	China	KR	Republic of Korea	· PT	Portugal		
Cυ	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

1

METHOD AND APPARATUS FOR DATA RECOVERY IN ARQ SYSTEMS

FIELD OF THE INVENTION

The present invention relates generally to the field of data processing
and communications, and in particular, to the recovery of data transmitted
over a communications channel or retrieved from memory.

BACKGROUND AND SUMMARY OF THE INVENTION

In digital data systems, it is common for data stored in memory as

well as data transmitted over a communications channel to be corrupted by
errors. There are numerous techniques typically employed to detect errors
and/or correct detected errors. One example of an error detection technique
is the well known cyclic redundancy code (CRC) check. Other techniques
that use block codes and convolutional codes permit both error detection
and error correction. For error detection and correction, additional coding
bits are added to the data bits. When the data is received over the
communications channel or retrieved from memory, the received/retrieved
data are decoded using the additional bits in some fashion to detect if some
of the data are in error. One way of thinking of these decoding procedures
is to analogize them to a human's ability to correct spelling errors while
reading printed text. Because words are sufficiently different from each
other, the reader intuitively knows which word is meant.

2

These error detection and/or correction coding techniques all add, to some degree, redundant information. The more redundancy built into a unit of data, the more likely that errors can be accurately detected, and in some instances, corrected. Unfortunately, as the number of coding/redundant bits increases, the overall data "throughput" decreases. In other words, the actual data content transmitted per unit time is reduced. Additionally, as the number of coding/redundancy bits increases, the complexity of the encoding/decoding algorithms increases which consumes limited data processing resources and slows down data processing time.

10

In some relatively "clean" environments where data are unlikely to be corrupted, fewer coding/redundancy bits can be used in conjunction with simpler error detection and/or correction procedures. However, in hostile environments where there is considerable noise, interference, etc., such simplification is usually not an option. Consider for example a radio/wireless communications environment. The radio frequency communications channel is subjected to a barrage of corrupting factors including ever present noise, nearly continuously changing communications channel characteristics, multipath fading, time dispersion which causes intersymbol interference (ISI), interference from adjacent channel communications, and a host of other factors.

3

One communications protocol (i.e., procedure) used to protect against these various corrupting factors is automatic repeat request (ARQ) transaction processing. A pure ARQ system employs only error detection -- error correction is not used. More specifically, data packets 5 having some type of error detection bits/coding are transmitted from a sender to a receiver over a communications channel. Each received data packet is processed by the receiver using the error detection bits included in the data packet to determine if the data packet was received correctly. If the packet was safely and accurately received, the receiver transmits an acknowledgment signal (ACK) back to the sender. If errors are detected, the receiver sends a negative acknowledgment (NAK) back to the sender, discards the data packet, and waits for a retransmission of that same data packet from the sender. In addition, a predetermined timing window is set to allow the sender sufficient time to transmit information, the receiver to receive and process the information, and then transmit an ACK or NAK signal to the sender. If the sender does not receive an ACK signal within that predetermined window or if it receives a NAK signal during the window, the sender retransmits the data packet.

In a noisy or otherwise data corrupting environment like wireless communications, a large number of retransmissions may occur before data

20

4

is correctly received. Significantly, no matter how many times a data packet is transmitted/retransmitted, the receiver does not become any "smarter" about how to decode the correct information from a later retransmitted data packet. In other words, the probability of receiving the packet correctly on any given data packet retransmission is no better than the probability of the previous retransmission of that packet.

One possible option for improving this ARQ protocol is to add forward error correction (FEC) bits to the data packet to permit some

degree of bit correction. An example of such a "hybrid" technique would be to replace CRC error detection bits with Bose-Chaudhuri-Hocquenghem (BCH) parity check bits. If erroneous bits could be corrected by the receiver, an acknowledgment could be sent to the transmitter without the need for further retransmission. Even using such a hybrid technique where

a limited number of error patterns can be corrected, such a hybrid technique (like the pure ARQ protocol) does not make use of the information contained in the previously received packets. Erroneous data packets in the pure ARQ protocol or data packets having errors uncorrectable using the hybrid technique are simply discarded requiring a continuing sequence of retransmissions.

5

What is needed is a data recovery technique applicable for example to ARQ protocols which makes use of information contained in previously transmitted packets, i.e., using erroneous data packets rather than discarding them, so that the currently received retransmission of the data 5 packet can be corrected using that information from the previously received data packets. Many of the bits of the earlier transmitted packets are likely to be correct, and only one or a few of the bits in most instances are corrupted. A main objective of this invention is to utilize the correct information accumulated from prior transmissions of the packet to generate 10 a correct data packet. Such a technique should not, however, consume too much processing time and should minimize, if possible, the amount of memory required for such processing so that the technique can be used in various environments where memory resources are limited, e.g., portable/mobile radios. It would be desirable therefore to have forward 15 error correction in an ARQ protocol without requiring the addition of forward error correction bits to each data packet.

It is an object of the present invention to provide a data recovery system in which a correct data unit is recovered using information contained in previously received/transmitted but unacceptable data units.

6

It is an object of the present invention to provide such a data recovery technique in an automatic repeat request (ARQ) transaction environment so that data can be corrected without having to add additional forward error correction bits to the data units.

5

It is a further object of the invention to provide an error recovery technique which is effective in recovering data in a hostile environment without requiring the addition of forward error correction bits to the data packet, complex forward error data correction decoding procedures, or significant memory resources.

The present invention solves the various problems noted above and meets these and other objectives. In an automatic repeat request data transmission system where data units are received, checked for errors, and retransmitted if errors are detected such that a set of data units is generated, the present invention performs a first reconstruction operation on alternate data units in the sequence and a second reconstruction operation on the other data units in the sequence in order to reconstruct an acceptable data unit. One of the reconstruction operations may include determining a majority voted data unit based on a currently received data unit and previously received data units in the sequence. The other reconstruction

7

operation may perform a direct comparison of the majority voted data to a currently received data unit to identify those bit positions which have different bit values. One or more bit values at those bit positions are changed in the hope of generating a correct data unit. This alternate

5 application of voting and packet comparison reconstruction techniques to a pure automatic repeat request (ARQ) environment (i.e., one without forward error correction) is very significant because a communication unit can significantly improve its performance in high bit error rate environments and increase the probability of correctly receiving a transmitted packet in shorter time periods.

In the preferred example embodiment using alternate majority vote and packet comparison data unit reconstruction techniques, majority voting is less effective when there are an even number of packets in the vote in the sense that it is difficult to resolve "tie" votes. For example, if there are four packets being voted, what value should be assigned to a bit position where two of the packets have "1's" for that bit position and the other two packets have "0's" for that bit position? Rather than arbitrarily selecting a "1" or "0", the preferred example embodiment of the present invention uses a majority vote only for odd numbers of received data packets and direct comparison of the currently received data packet to the majority voted data

8

packet for evenly numbered packets to avoid this tie-breaking dilemma. In both the majority vote and direct comparison techniques, information from previously received data packets is used which increases the likelihood of obtaining a correct packet.

5

Because the majority vote and direct comparison operations are relatively simple to perform, relatively small amounts of data processing resources and time are consumed. Moreover, the present invention provides a novel technique of making use of information contained in previously received but nonetheless erroneous packets with minimal memory. While the information from previously received erroneous packets is preserved, the packets themselves are not stored. Instead, the present invention accumulates for each corresponding bit position in the reconstructed data packet a sum of bits in that bit position from each 15 received data unit. A threshold is then determined based on the number of retransmitted data units in the sequence, and each accumulated sum is compared to the threshold. If the accumulated sum is less than or equal to the threshold, the bit value for the corresponding bit position of the reconstructed data packet is set to 0. Otherwise, the bit value for the 20 corresponding bit position of the reconstructed data packet is set to 1.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects of the present invention as well as specific example embodiments of the invention will now be described in conjunction with the following drawings in which like reference numerals refer to like elements:

- Fig. 1 is a function block diagram of a data communications system according to one example embodiment of the present invention;
- Fig. 2 is a flowchart diagram illustrating a method in accordance with one example embodiment of the present invention;
 - Figs. 3A-3C illustrate example data messages and data packets contained within the data message;

- Fig. 4 illustrates a majority voted packet;
- Fig. 5. illustrates a bit accumulation function in accordance with one example embodiment of the present invention;

15

10

Fig. 6 illustrates a direct comparison of a received data packet with the majority voted packet;

Fig. 7 is a schematic illustration of a multi-site, trunked radio

communication system in which the present invention may have particular application;

Fig. 8 is a function block diagram of a radio data network in which the present invention may be used;

10

Fig. 9 is a function block diagram of a portable/mobile radio transceiver unit that may be used in accordance with the present invention;

Fig. 10 is a flowchart diagram illustrating a data recovery procedure

in accordance with one example embodiment of the present invention;

Fig. 11 is a flowchart diagram illustrating a direct comparison operation which may be performed in accordance with one example embodiment of the present invention; and

11

Fig. 12 is a flowchart diagram of a majority voting procedure which may be performed in accordance with one example embodiment of the data recovery scheme in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EXAMPLE EMBODIMENTS

5

20

In the following description, for purposes of explanation and not limitation, specific details are set forth, such as particular circuits, interfaces, techniques, etc. in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced in other embodiments that depart from the specific details. In other instances, detailed descriptions of well known methods, devices, and circuits, are omitted so as not to obscure the description of the present invention with unnecessary detail.

The present invention is described for purposes of example only in the context of a data communication system. Subsequent embodiments describe application of the present invention to a radio communications environment in particular. However, the present invention is not limited to radio communications or any type of data communications for that matter. Other applications of the present invention may be to any kind of data

12

processing system which must receive and/or access data which has the possibility of being corrupted including for example various data being transferred to or from a storage device.

5

Accordingly, Fig. 1 describes a wireline type data communications network which includes a sender 12 such as a data processor 20 which sends packets of data over a network bus 16 to a data receiver 14 which may be another data processor or some other device, e.g., a peripheral. Both data processors 24 and 26 have their respective memories 22 and 28 and both data processors include respective transceivers 24 and 30 for communicating packet information over the network bus 16. Data processor 20 and transceiver 24 format data to follow the appropriate protocol used for transmission over the network bus 16 including dividing of data into data units or data packets as well as the inclusion/encoding of 15 error detection bits. Data processor 26 processes the data units received in transceiver 30 in accordance with algorithms stored in memory 28 in order to detect whether each data unit is correctly received. In one particularly advantageous application of the present invention, an automatic repeat request (ARQ) protocol is employed between sender and receiver so that when a data unit is received correctly by receiver 14, the receiver 14 transmits an acknowledgment (ACK) back to sender 12 over the network

bus 16. If the data unit is received incorrectly and cannot be correctly reconstructed in accordance with the present invention, receiver 14 transmits a negative acknowledgment (NAK) over the network 16 to sender 12 which in response retransmits that same data unit.

5

The data recovery technique used by the receiver data processor 26 in order to accurately recover a data unit from a sequence of retransmitted versions of that data unit is now described in Fig. 2. Although the sequence of data units is described hereinbelow in the context of retransmissions over a communications channel (wire or wireless), the sequence of data units could also be generated by multiple accesses from a data storage device of the same data unit. The number of retransmissions or accesses is of course a design parameter in any system. A higher number of retransmissions or accesses might be set in a more error prone system, while a lower limit might be set in a relatively error free system/environment.

In the data recovery procedure 40, a data unit is received and checked for errors (block 41). If the current data unit is received without error (or alternatively within an acceptable bit error rate for applications such as digital voice which can tolerate some bit errors), an acknowledgment (ACK) is transmitted back from the receiver 14 to the

14

sender 12 (block 47), and the next received data unit is checked for errors (block 41). Otherwise, a decision is made whether this is the first transmission of the data unit (block 43). If it is, the receiver 14 requests retransmission of the data unit (block 44) and returns to receive the retransmitted data unit and check for errors (block 41).

If this is a retransmission of the data unit, a decision is made whether this data unit is an "alternate" data unit (block 48). As one example, alternate data units may correspond to the "odd" transmissions of the same data unit, i.e., transmission 1, retransmission 3, retransmission 5, etc. On the other hand, alternate data units may correspond to "even" transmissions, i.e., retransmission 2, retransmission 4, retransmission 6, etc. If the data unit is an alternate data unit, a first data unit reconstruction operation is performed (block 50). Otherwise, a second data unit reconstruction operation is performed in (block 52).

After either one of the first or second data unit reconstruction operations is performed, a decision is made in block 54 whether the reconstructed data unit is valid, e.g., whether the reconstructed data unit is free of bit errors or is below a predetermined bit error threshold. If so, control returns to block 47 where the receiver 14 transmits an

15

acknowledgment back to the sender 12. Otherwise, control returns to block 44 to request retransmission of the data unit.

The present invention may be applied to any data format where data is sent in units. For example, Fig. 3A shows one example format for a digital data message. The message may begin with a header portion of bits allocated to any number of functions including start of a data message, sender and/or receiver address information, length of the message, etc. One example of such a header is the standard Internet protocol (IP) header. The header is followed by packets of data shown in Fig. 3A as packet number 1, packet number 2, packet number 3

Each packet as shown in Fig. 3B includes both data and error detection bits. In other words, not all bits in each packet correspond to the substantive information to be transmitted. It will be appreciated that while the term data packet is sometimes used in the present invention, the present invention may be applied to any unit of data and is not necessarily limited to data packets.

One specific example configuration of a data packet is shown in Fig. 3C. A predetermined number of data bits in a first portion of the data

packet is followed by a second portion of cyclic redundancy check (CRC) bits. A cyclic redundancy check provides only error detection -- it is not used to correct errors. Examples of well known CRCs include CRC-CCITT and CRC-16. The present invention may also be applied with forward error detection and correction bits such as BCH parity check bits. However, one of the advantages of the present invention is that forward error correction bits and encoding/decoding algorithms do not need to be employed in data recovery.

One of the first and second data unit reconstruction operations may be a majority voting operation described now in conjunction with the example illustration of Fig. 4. In a preferred embodiment, the majority voting technique is applied to alternating, odd data packet transmissions. Therefore, in the simple example shown in Fig. 4, the majority vote operation is performed on three transmissions of the data packet. Each data packet may include in this non-limiting example 32 data bits and 16 CRC bits. If two or three of the bits in one particular bit location have the same value, that value is assigned to that bit position in the majority voted data packet. The two examples in the first 8-bit byte of the three data packets show that in the fourth bit position a majority vote of 1, 1, and 0 results in a 1. In contrast, in the seventh bit position, a majority vote of bit values 0,

17

1, and 0 results in a 0 assigned to that seventh bit position. Although not illustrated, any portion of bits of the data packet could be used to perform the majority voting operation. However, more information is achieved by performing the majority vote across the entire data packet including all 32 data bits and all 16 CRC bits.

The majority voted packet combines into a single data packet the cumulative bit information from the first, second, and third data packets.

Many of these bits, as shown in Fig. 4, are accurately received (all 0's or all 1's in a particular bit position). Even in those bit positions that require a majority vote decision between differing bit values, there is a high probability that the majority vote result corresponds to the correct bit value.

After generating the majority voted packet, the CRC operation is performed on the data packet to determine if it is correct or within acceptable tolerance.

A particularly advantageous but non-limiting implementation of the present invention is the use of a novel bit accumulation feature used in the majority vote determination process. Rather than storing each received data packet in memory and then retrieving each of these stored data packets for majority voting operation, memory is saved and complexity is reduced

18

by generating and maintaining bit accumulators for each bit position in the data packet. Each bit of the received data packet is added to a corresponding bit accumulator. Thus, if there are 48 bits in each data packet, the data packet would have 48-bit accumulators, with the size of 5 each accumulator being 1-byte. A bit value of "1" results in a "1" being added to the bit accumulator for that bit position, and a bit value of "0" results in no change to the corresponding bit accumulator value. In this way, a running sum of the total number of "1's" in each bit position of the data packet is maintained. The total sum value in each bit accumulator is 10 compared to the number of received data packets. If the total sum value of the bit accumulator exceeds a threshold, the majority voted bit is set to "1"; otherwise, the majority vote bit is set to "0". The threshold may be set to equal half the number of received packets.

Such a bit accumulator is particularly advantageous in environments where a large number of packet retransmissions may be required. For example, if a total number of 255 packets retransmissions are permitted, each bit accumulator can be defined as a single, 8-bit (i.e., one byte) field. In other words, each byte is a single data packet accumulator. Using this 20 configuration, a data packet having 16 data bytes and 2 CRC bytes will require 144 bit accumulators (i.e., a 144 bytes) corresponding to as many

15

19

as 255 data packet retransmissions. This provides a significant savings in RAM as compared to storing each packet retransmission individually in RAM. If the packet had been sent 255 times, storing each packet individually would have required 255 x 18 bytes = 4,590 bytes of RAM.

With the bit accumulator method used in the present invention, only
144 bytes are required for a considerable savings in memory. Another
configuration would be to permit only 15 total data packet retransmissions
and use a 4 bit (nibble) bit accumulator field. This configuration permits a
single byte of RAM to support 2 bit accumulators.

10

In the case of odd data packet receptions, the bit values at each bit position of the received data packet are added to the corresponding bit accumulators to create a new, majority-voted data packet. This new majority voted data packet is then processed using the CRC algorithm. If it passes CRC verification, the majority voted data packet is accepted, and an acknowledgment is generated to the transmitter indicating proper packet reception. If the majority voted packet is still in error, a negative acknowledgment is transmitted to the sender so that the packet may be retransmitted.

20

While the majority vote could be applied to even numbered packet receptions, this technique is not as effective because of the presence of potential "ties," e.g., four packets are received with two "I's" and two "0's" in a single bit position. Instead, in the preferred example embodiment of the present invention, an even data packet (received with unacceptable error) is directly compared with the majority voted data packet calculated in the previous odd data packet reception. The data packet bit values of the even data packet are added to the data packet bit accumulators as described above. However, a majority vote itself is not performed so that the majority voted packet (with which direct comparison is made) remains the same as calculated on the previous odd data packet reception.

An example of the direct comparison data unit reconstruction technique is illustrated in Fig. 6. Direct comparison is implemented for example using an exclusive-OR (XOR) operation where bits that are different between the two compared data packets result in a binary "1", and bits that are the same result in a binary "0". As with majority voting, direct comparison can be performed on a portion of the bits in the data packet, or preferably, on all the data bits in the packet. To implement the latter for example, all data and CRC bits of the illustrated received data packet would be compared with all data and CRC bits of the majority voted data packet.

21

If the number of bit differences exceeds a threshold, then it may for reasons described below, be prudent to discard the packet and send a negative acknowledgment to the sender. However, if the packets differ at only a few bit locations, then those differing bits are systematically set to all possible combinations with the CRC algorithm being run for each possible combination to check the accuracy of the data. In other words, if one of the differing bit locations is currently set to "1", it is changed to "0". and the CRC algorithm is checked. If two bit locations differ, then four possible different bit combinations are tried. For three bit locations, 8 possible bit combinations are tried and so forth. Thus, the number of possible bit combinations equals 2bitdifs where "bitdifs" equals the number of differing bits. If any one of these bit combinations produces a valid CRC check, then an acknowledgment is generated by the receiver, and the corrected packet is accepted. If no valid packet is recovered, then a 15 negative acknowledgment is transmitted.

The process of alternating between the two data unit reconstruction techniques, e.g., between even and odd number of packet receptions, continues until the packet has either been positively acknowledged or until the maximum number of retries has been reached. In the example

22

configuration described above using 8-bit accumulators, the maximum number of retries/retransmissions allowed is 255.

In defining the threshold of the direct comparison technique, there is 5 a practical limitation on the number of bit differences which can be permitted. The first problem is the amount of processing time involved in calculating CRCs for all possible combinations. This processing time must be limited to ensure that the receiver provides some kind of positive acknowledgment/negative acknowledgment to the sender within a predetermined amount of time, e.g., a fraction of a second. If the receiver spends too much time attempting all possible bit combinations, this ACK/NAK transmission timing window could very well be exceeded. The second problem is one of accepting a packet as accurate that is not the one actually transmitted by the sender, i.e., "falsing." If the number of bit differences between the two packets is large, the probability of correcting the packet to an incorrect value that nonetheless passes CRC verification increases. Therefore, trade-offs for accepting more bit differences in the direct comparison technique are greater data processing time, increased power consumption, and higher probability of "falsing."

A significant feature of the present invention is that important information from erroneous data packets is not lost by discarding those packets if they are erroneous or uncorrectable. In contrast, the present invention preserves and uses this important information using both the majority voting and direct comparison error correction techniques.

Consider for example a two percent bit error rate (BER) environment where a data packet consists of 4 bytes of data and 2 bytes of CRC code bits for a total of 48 bits. In this environment, the probability is high (62%) that each transmission of that data packet will contain one or more errors. In the absence of the present invention, the probability of receiving any one transmission of a data packet without errors can be determined in accordance with the following equation:

$$P_{good\ packet} = (P_{correct\ bit})^{number\ of\ bits}$$
 (1)

Accordingly, the probability of receiving any packet with one or more bit
errors is then determined in accordance with the following:

$$P_{error\ packet} = 1 - (P_{correct\ bit})^{number\ of\ bits}$$
 (2)

In this 2% bit error rate environment, the probability of a single bit being correctly received is 98% (i.e., $P_{\text{correct bit}} = 98\%$). However, if the total

24

number of data bits in the packet is increased from 4 to 16 bytes (for a total of 144 bits), the probability of a packet containing an error becomes very high (94.5%). As a result, current technology which simply discards data packets with errors and hopes that the next transmission will arrive error free is unrealistic and ineffective. Without the benefit of the data recovery/reconstruction techniques according to the present invention, the probability of successfully receiving an acceptable data packet in two data transmissions is as follows:

$$P_{success} = P_{good\ packet} + (P_{error\ packet}) (P_{good\ packet})$$
 (3)

In the 2% bit error environment with 48 bit packets, the probability of successfully receiving the packet in two attempts is 61.8% which is not particularly promising even in this relatively low bit error rate environment.

However, by adding the direct comparison on even numbered transmissions and majority voting on odd numbered transmissions in

accordance with a preferred example embodiment of the present invention, the probability of correctly receiving a data packet transmitted multiple times is significantly improved. The following probability calculations for each of the two correction techniques helps quantify that improvement.

For the direct comparison technique assuming only 2 bit differences are permitted between packets, the probability of successfully decoding the packet transmitted just two times is determined in accordance with the following equations:

$$P_{with \ direct \ comparison \ added}^{success} = P_{good \ pkt} + (P_{error \ packet}) (P_{good \ pkt})$$

$$+ (P_{error \ pkt}) (P_{error \ pkt})$$

$$(P_{1-bit \ pkt \ error}) (P_{1-bit \ pkt \ error \ (not \ same \ as \ previous \ pkt \)}$$

$$(4)$$

where
$$P_{1-bit\ pkt\ error} = 48 \left(1 - P_{correct\ bit}\right) \left(P_{correct\ bit}\right)^{num\ of\ bits-1}$$
 (5)

and P1-bit pkt error (not same as previous pkt)

$$=47(1-P_{correct\ bit})(P_{correct\ bit})^{num\ of\ bits-1}$$
(6)

The probability of correctly receiving a data packet when the direct comparison technique is included increases from approximately 62% to 67%. This increase is modest because the received packet and majority voted packet are only allowed to differ by 2 bits in this scenario. In other words, each of the two packets can only have one bit error and the single bit errors in the two packets must not be in the same location. However, if the number of allowed bit differences were expanded to include three or four

bit differences, then the probability of successful reception increases significantly.

Adding majority voting above to the data recovery process improves the probability of correcting a packet which has been transmitted three times. Using the above formula for the probability of correctly receiving one packet transmission, the probability of receiving a packet with three transmissions without majority voting is as follows:

$$P_{success} = P_{good\ pkt} + (P_{error\ pkt})(P_{good\ pkt}) + (P_{error\ pkt})^2(P_{good\ pkt})$$
(7)

In a 2% bit error rate environment with 48 bit data packets,

P_{success} = 78.4%. If majority voting is included, the probability of correctly receiving the packet over three transmissions is as follows:

$$P_{success} = P_{good\ pkt} + (P_{error\ pkt}) (P_{good\ pkt})$$

$$+ (P_{error\ pkt})^{2} (P_{good\ pkt}) + (P_{error\ pkt})^{3} (P_{good\ majority\ vote})$$
(8)

=
$$\left[3\left(P_{correct\ bit}\right)^2\left(1-P_{correct\ bit}\right)+\left(P_{correct\ bit}\right)^3\right]^{num\ of\ bits}$$
 (9)

27

The probability of correctly receiving a packet using majority voting is 98.7%.

If both the direct comparison and majority voting techniques are

added, the probability of correctly decoding the received 48 bit packet in
a 2% bit error rate environment transmitted just three times is nearly 100%.

Significantly, this increase in probability of correctly recovering a data
packet is achieved with no additional forward error correction bits added to
the data packets. The present invention instead educates the receiver

making it "smarter" using valuable information of previously received data
packets to correct currently received data packet. Moreover, the direct
comparison and majority voting techniques require only minimal time,
computational, and memory resources. Even in particularly noisy
environments requiring more than three transmissions, the present
invention comes closer and closer to properly recovering the transmitted
data packet with each new reception.

One potential use for the present invention where data processing resources are limited, memory space needs to be conserved, and where the communications environment is typically hostile (higher bit error rates), is in the field of radio communications. One example of a communications

28

radio repeater system 100 is a "multi-site" system where site controller S1 receives a call from mobile radio and coverage area A1 requesting a channel to communicate with a specific callee or group of callees. The caller requests the channel by pressing the push-to-talk (PTT) button of his portable/mobile RF transceiver. This informs the site controller S1 via an inbound digital control message transmitted over the assigned RF control channel that an audio working channel is needed. The site controller S1 assigns a working channel to the caller and instructs the caller's radio unit to switch from the control channel to the assigned working channel. This assigned working channel supports communications within the area covered by the site.

In addition, the site controller may send a control message including the working channel assigned to a multi-site switch 104. The switch, in turn, sends a channel request to the other site controllers and routes audio signals such that an audio signal pathway is created between the RF site repeater servicing the caller and the RF site repeater(s) servicing the callee(s). In addition, audio signal pathways may also be established in similar fashion such that one or more dispatch consoles 106 and land line subscribers (via central telephone interconnect switch 108) may become

29

involved in the communication. Upon receiving a channel request message, these secondary site controllers may each assign an RF working channel to the call (e.g., if a callee designated by the caller's channel request message happens to be physically located within the coverage area serviced by the associated RF transceiving site). Meanwhile multiswitch 200 ensures the caller's audio has been routed from the active RF receiver of site S1 to active transmitters of each of the other sites participating in the call. Further details are provided for example in U.S. Patent 5,200,954.

10

Data communications can be performed using portable/mobile radio units over data networks. Fig. 8 for example shows two different types of networks including an Ethernet network 110 and a radio data network 112. The Ethernet network 110 and the radio network 112 are "internetworked" using a data gateway 114 and a data interface module 126. The data gateway 114 provides the interface for translating messages between both networks. Data gateway 114 connects to host computers 116, 118, and 120 on Ethernet network coaxial cable 114 using for example a standard protocol such as TCP/IP. In the RF data network 112, the data interface module 126 connects to a plurality of sites 122 and 124 which communicate over radio frequency communication channels with one or

30

more radio units 128 and 130. Radio data terminals 132 and 134 (e.g., laptop PCs) may be connected to radios 128 and 130, respectively, to conduct data communications.

5

To effect a communication from radio data terminal 132 to host A 116, radio 128 informs site 122 over the RF control channel that it has a message and requests a RF working channel. Site 122 assigns an available RF working channel and informs the radio 128. The site 122 then sends a call assignment to the data interface module 126 which routes it on to the data gateway 114 to set up a data path between the data gateway and the RF working channel. The radio 128 breaks the message down into packets and sends packets on to site 122 over the RF working channel. The site 122 forwards the data packets to data gateway 114 via data interface module 126 as received. After the data gateway 114 receives a burst of 15 message packets, it checks to see if they have been correctly received and sends one or more acknowledgment signals back to the radio over the RF working channel. If a data packet is not accurately received, a negative acknowledgment signal is transmitted to the radio and the radio retransmits another burst containing packets that the data gateway did not correctly 20 receive. This continues until the data gateway 114 receives the entire message or until the radio exhausts its retry attempts. If the data

gateway 114 successfully receives the data message, the data gateway 114 sends the message on to host computer 116 over bus 114.

The general architecture of a suitable mobile/portable radio unit for 5 use in the present invention is microprocessor-based as depicted in Fig. 9. Microprocessor 150 is provided with suitable memory 152 and input/output (I/O) circuits 154 so as to interface with the radio display, keypad, push-totalk (PTT) switch, as well as audio circuitry 168 which provides audio outputs to a speaker and accepts analog audio inputs from a microphone. A modem 156 functions as a digital interface to voice encryption, vehicle location, the multi-site switch, and other types of digital communication subsystems including the radio data terminal 132. It may be desirable in some instances to have the error detection algorithm such as a CRC check performed in hardware as opposed to software. If this is the case, the 15 modem 156 may include hardware circuitry to perform error detection and/or correction functions in addition to modulation/demodulation functions. I/O circuitry 154 also permits suitable program control by microprocessor 150 of RF receiver 162 and transmitter 160 which, via conventional signal combiner 164, permit duplex communication over a 20 common antenna 166 as will be appreciated by those skilled in the art.

32

Radio data terminal 132 communicates with the radio 128 via RS-232 cable 158 connected to modem 156.

The present invention will now be described in further detail as it 5 may be implemented for example in the radio communications network described above. In particular, an example data recovery procedure performed by a radio receiver receiving data packets transmitted over a radio channel is now described in conjunction with the flowchart illustrated in Fig. 10. Initially, a packet count variable PACKETCNT is set equal to zero (block 180). A data packet is received (block 182), and the packet count variable is incremented (block 184). Assuming that the data packet has a format similar to that shown in Figs. 4-6, a CRC check operation is performed on the received packet to detect any errors (block 186). If the CRC check confirms that the data packet was correctly received 15 (block 188), the receiver transmits an acknowledge signal (block 202) over the radio communications channel and control returns to block 182 to receive the next data packet. Otherwise, the received data packet bit values are added to the corresponding bit accumulators maintained for this data packet (block 190). A decision is made in block 192 whether the current packet count is odd, i.e., is this an even or odd re-transmission of this data packet. If it is an odd transmission, a majority vote data unit recovery

33

algorithm illustrated in more detail in Fig. 11 is performed (block 194). If it is an even transmission, the direct comparison data recovery procedure is performed as illustrated in Fig. 12 (block 196). After performing either of the data recovery operations illustrated in more detail in Figs. 11 and 12, control returns to decision block 198 to determine whether the packet is successfully decoded using the CRC check. If not, a retry is requested in block 200 with control returning to block 182 to receive the retransmitted packet. Otherwise the reconstructed data packet is acceptable, and an acknowledgment signal is transmitted (block 202) with the next substantive data packet being processed in block 204.

The direct comparison algorithm (block 210) is now described in conjunction with the flowchart illustrated in Fig. 11. The majority data packet which was calculated for the odd transmission of the data packet immediately preceding the currently received even transmission of the data packet is exclusive-ORed with the currently received, even data packet (block 212) in a manner similar to that illustrated in Fig. 6. The sum of the number of bits that differ as a result of the exclusive-OR comparison (i.e., those bit positions which have an exclusive-OR output of "1") is assigned to variable BITDIF (block 214). A decision is made if the variable BITDIF is less than or equal to a predefined threshold (block 216). As mentioned

34

above, the threshold is a trade off between improved data recovery performance and the data processing time/resources required to calculate CRCs for the proposed number of bit combinations that result from this number of bit differences. If the number of differing bits exceeds the threshold, a success flag is set to false (block 218). Control returns to Fig. 10, and in a retry request is made so that the data packet is retransmitted. Otherwise, various bit combinations are used to generate a list of possible trial data packets (block 220). One of those possible trial data packets is selected (block 222), and a CRC check calculation is performed (block 224). If the CRC check is satisfactory (block 226), the success flag is set to true (block 232), and control returns to Fig. 10 where an acknowledge signal is transmitted. Otherwise, a decision is made in block 228 whether all possible trial data packet combinations have been analyzed. If not, control returns to block 222 to select another of the possible trial data packets not yet analyzed. Otherwise, all possible trial data packets produced unacceptable results. The success flag is set to false (block 230), and control returns to Fig. 10 to send a negative acknowledgment thereby causing the data packet to be retransmitted.

The majority vote algorithm (block 250) is now be described in conjunction with the flowchart illustrated in Fig. 12. In block 252, a

20

variable TOTALBITS corresponding to the total number of bits in the data packet is set. Following in the non-limiting example used in this description, the total number of bits is set to 48. The bit accumulator is initialized as is a variable BITNUM which "points" to one of the bit positions in the data packet. In block 254, a threshold variable T is set. One example method for calculating the threshold is to divide the packet count by two and truncate ("TRUNC") the remainder.

A decision is made in block 256 whether the bit sum in the bit

accumulator for the current bit position being pointed to exceeds the
threshold T (block 256). If it does, the bit value of this bit number in the
majority data packet is set to one (block 258). If it is not, the bit value for
this bit position in the majority data packet is set to zero (block 260). Then
in block 262, the variable BITNUM is incremented by one to point to the

next bit position/bit accumulator. A decision is made in block 264 whether
the new bit position (BITNUM) is less than the total number of bits in the
data packet. If so, the procedures in blocks 256-264 are repeated.

Otherwise, the majority voting operation is completed for this data packet,
and a CRC check is performed in block 266. If the results of the CRC

check are good (block 268), the success flag is set to equal to true (block
272): otherwise, the success flag is set to false (block 270). Control is then

36

returned to Fig. 10 to either transmit an acknowledgment (block 202) or request a retry (block 200).

Accordingly, the present invention recovers data utilizing

information from previously received data packets to reconstruct a data
packet with an ever increasing probability of reconstructing the actually
transmitted data packet assuming a bit error rate of less than 50%. With
each new reception, the accumulated information brings the receiver closer
to obtaining the actually transmitted data packet. This use of information
which might otherwise be discarded permits highly efficient and effective
bit error correction particularly useful in hostile communications
environments by transceivers with limited data processing and/or memory
resources.

15 While the invention has been described with reference to particular embodiments thereof, the scope of the invention as well as its application and features extends to other embodiments and is limited only by the claims that follow.

WO 97/37459

What is claimed is:

1	1.	A data communications method comprising the steps of:
2	(a)	transmitting a data message including plural data packets;
3	(b)	receiving the data message and checking a first data packet
4	included in	the received data message for errors;
5	(c)	requesting retransmission of the data packet if an unacceptable
6	error is det	ected in the first data packet;
7	(d)	receiving the retransmitted data packet as a second data packet
8	(e)	comparing the bits of the first and second data packets;
9	(f)	changing one or more bits in one of the first and second data
10	packets tha	at do not match with one or more corresponding bits in the other
11	of the first	and second data packets;
12	(g)	checking the changed data packet for errors;
13	(h)	repeating steps (f) and (g) if an unacceptable error is detected;
14	and	
15	(i)	if the changed data packet is found acceptable in step (g),
16	transmittin	g an acknowledge signal.

2. The method in claim 1, wherein step (e) includes performing an exclusive-OR operation on the first and second received data packets.

WO 97/37459

PCT/US97/04693

1	3.	The method in claim I, wherein each data packet includes data	
2	bits and error detection bits, and wherein the checking steps (b) and (g)		
3	include performing a cyclic redundancy code calculation on the data		
4	packet.		
1	4.	The method in claim 1, further comprising:	
2	comparing the number of non-matching bits determined in step (e)		
3	with a threshold, and		
4	executing step (f) when the number of non-matching bits is less than		
5	the threshold.		
		·	
1	5.	The method in claim 4, wherein the changing step (f) is	
2	repeatedly	performed until all possible bit combinations for the non-	
3	matching bits have been tried or until the changed data packet is found		
4	acceptable.		
1	6.	The method in claim 1, the method further comprising the steps	
2	of:		
3	(j)	requesting another retransmission of the data packet;	
4	(k)	receiving the another retransmitted data packet as a third data	
5	packet;		

6	(1) performing a majority vote of the first, second, and third data		
7	packets and generating a majority data packet;		
8	(m) checking the majority data packet for errors; and		
9	(n) generating an acknowledge signal if the majority data packet is		
10	found acceptable in step (m).		
1	7. The method in claim 6, wherein the majority vote performing		
2	step (l) includes the step of maintaining a bit accumulator for each		
3	corresponding bit position in the data packet such that each bit accumulator		
4	sums the bit value in the corresponding bit position from each of the first,		
5 [.]	second, and third data packets.		
1	8. The method in claim 1, wherein each data packet includes data		
2	bits and error detection bits but not error correction bits.		
1	9. A data processing method, comprising the steps of:		
2	receiving a sequence of data units including a first transmitted data		
3	unit and one or more retransmitted data units;		
4	reconstructing a data unit using the sequence of data units including:		
5	for alternating data units in the sequence, performing a majority		
6	vote operation using information from data units received earlier in the		

sequence and a currently received data unit to generate a majority voted
data unit, the majority voted data unit being the reconstructed data unit for
the alternating data units, and

for data units in the sequence other than the alternating data units, comparing the majority voted data unit and a currently received data unit to identify one or more bit positions having different bit values and changing one or more of those bit values, the data unit with the one or more changed bit values being the reconstructed data unit for the other data units; and

determining whether each of the reconstructed data units is acceptable.

- 10. The method in claim 9, wherein the alternating data units are odd data units in the sequence and the other data units are even data units in the sequence.
- 1 11. The method in claim 9, wherein the comparing step includes
 2 performing an exclusive-OR operation, comparing the number of different
 3 bit values with a threshold, and performing the changing step when the
 4 number of different bit values is less than the threshold.

PCT/US97/04693

1	12. The method in claim 9, wherein the majority voted data unit is		
2	determined in accordance with the following steps:		
3	accumulating for each corresponding bit position in the data unit a		
4	sum of the bit values in the corresponding bit position from each data unit		
5	in the sequence;		
6	determining a threshold based on the number of data units in the		
7	sequence;		
8	comparing each accumulated sum to the threshold;		
9	if the accumulated sum is less than or equal to the threshold, setting		
10	the bit value for the corresponding bit position of the majority voted data		
11	unit to 0; and		
12	if the accumulated sum is greater than the threshold, setting the bit		
13	value for the corresponding bit position of the majority voted data unit to 1.		
1	13. The method in claim 9, wherein the determining step includes		
2	analyzing each of the data units for an error, each data unit including error		
3	detection bits, and requesting retransmission of the data unit if an		
4	unacceptable error is detected.		

42

1 14. The method in claim 11, wherein the error detection bits are
2 cyclic redundancy code check bits and each data unit does not include error
3 correction bits.

- 1 15. In an automatic repeat request (ARQ) data transaction system
 2 where transmitted data units are received, checked for errors, and
 3 retransmitted if errors are detected thereby generating a sequence of data
 4 units, a method for processing data wherein a first data unit reconstruction
 5 operation is performed on alternate data units in the sequence and a second
 6 data unit reconstruction operation is performed on the other data units in the
 7 sequence to reconstruct an acceptable data unit.
- 1 16. The method in claim 15, wherein one of the first and second 2 reconstruction operations includes determining a majority voted data unit 3 based on a currently received data unit and previously received data units in 4 the sequence.
- 1 17. The method in claim 15, wherein the majority voted data unit is
 2 determined in accordance with the following steps:

3	accumulating for each corresponding bit position in the data unit a
4	sum of the bit values in the corresponding bit position from each of the
5	current and previously received data units in the sequence;
6	determining a threshold based on the number of data units in the
7	sequence;
8	comparing each accumulated sum to the threshold;
9	if the accumulated sum is less than or equal to the threshold, setting
10	the bit value for the corresponding bit position of the majority voted data
11	unit to 0; and
12	if the accumulated sum is greater than the threshold, setting the bit
13	value for the corresponding bit position of the majority voted data unit to 1
1	18. The method in claim 15, wherein the one of the first and
2	second reconstruction operations includes:
3	comparing the currently received data unit with a data unit based on
4	one or more data units previously received;
5	identifying the number of bit positions having different bit values;
6	and
7	changing one or more of the different bit values to generate a new
8	data unit.

1	19. The method in claim 18, further comprising:
2	determining if the new data unit is acceptable, and if not, repeating
3	the changing step a different one of the different bit values.
1	20. The method in claim 15, wherein the first data unit
2	reconstruction operation is a majority vote operation performed on data
3	units in the sequence and the second data reconstruction operation is a
4	comparison operation comparing a currently received data unit with a data
5	unit based on one or more data units previously received.
1	21. A method of reconstructing a data unit received plural times in
2	sequence, comprising the steps of:
3	(a) accumulating for one or more corresponding bit positions in the
4	reconstructed data unit a sum of the bit values for the corresponding bit
5	position from each of the data units in the sequence;
6	(b) determining a threshold based on the number of data units in
7	the sequence;
8	(c) comparing each accumulated sum to the threshold;
9	(d) if the accumulated sum is less than or equal to the threshold,
10	setting the bit value for the corresponding bit position of the reconstructed
	data unit to 0: and

12	(e) if the accumulated sum is greater than the threshold, setting the
13	bit value for the corresponding bit position of the reconstructed data unit
14	to 1.
1	22. The method in claim 21, wherein the threshold determining
2	step includes:
3	dividing the number of data units in the sequence by two, and
4	truncating the resulting quotient.
1	23. The method in claim 21, wherein steps (a)-(e) are performed
2	for each bit position in the reconstructed data unit.
1	24. The method in claim 21, wherein steps (a)-(e) are performed
2	for only a portion of bit positions in the reconstructed data unit.
1	25. A data communications system comprising:
2	a sender for transmitting a data unit plural times over a data
3	communications link thereby generating a sequence of data units, and
4	a receiver including a data processor and a transceiver connected to
5	the data communications link for receiving the sequence of data units,
6	wherein the data processor

(1) reconstructs a data unit for

(a) alternating data units received in the sequence by performing a majority vote operation using information from data units received earlier in the sequence and a currently received data unit to generate a majority voted data unit, the majority voted data unit being the reconstructed data unit for the alternating data units, and

- (b) for data units received in the sequence other than the alternating data units, by comparing the majority voted data unit and a currently received data unit to identify a number of bit positions having different bit values and changing one or more of those bit values, the data unit with the one or more changed bit values being the reconstructed data unit for the other data units, and
 - (2) determines whether the reconstructed data unit is acceptable.
- 26. The system in claim 25, wherein the receiver is a portable radio unit and the data communications link is a wireless radio channel.
 - 27. An automatic repeat request (ARQ) radio communications system where transmitted data units are received, checked for errors, and retransmitted if errors are detected such that a sequence of data units is generated, comprising:

a sending radio for transmitting a sequence of data units over a radio communications channel, and

a receiving radio including a data processor and a transceiver for receiving the sequence of data units, wherein the data processor performs a first reconstruction operation on alternate data units in the sequence and a second reconstruction operation on the other data units in the sequence to reconstruct an acceptable data unit.

- 28. The system in claim 27, wherein the first data unit reconstruction operation is a majority vote operation performed on the sequence of data units and the second data reconstruction operation is a comparison operation comparing a currently received data unit with a data unit based on one or more data units previously received.
- The system in claim 27, wherein the first data unit
 reconstruction operation is a majority vote operation performed on the
 sequence of data units, the data processor maintaining a bit accumulator for
 one or more bit positions in the reconstructed data unit for storing a sum of
 the bit values for the corresponding bit position from each of the data units
 in the sequence.

48

1 30. The system in claim 29, wherein the data processor determines
2 a threshold based on the number of data units in the sequence, compares
3 each accumulated sum to the threshold, and if the accumulated sum is less
4 than or equal to the threshold, sets the bit value for the corresponding bit
5 position of the majority voted data unit to 0, and if the accumulated sum is
6 greater than the threshold, sets the bit value for the corresponding bit
7 position of the majority voted data unit to 1.

31. The system in claim 27, wherein in performing the second reconstruction operation, the data processor compares the currently received data unit with a data unit based on one or more data units previously received, identifies the number of bit positions having different bit values, and changes one or more of the different bit values to generate a new data unit.

1


2


4

5

6

32. The system in claim 31, wherein the data processor determines if the new data unit is acceptable, and if not, makes another change to the different bit values.





SUBSTITUTE SHEET (RULE 26)




FIG. 3A






FIG. 3C




SUBSTITUTE SHEET (RULE 26)

3/8

FIG. 5



BIT ACCUMULATOR



SUBSTITUTE SHEET (RULE 26)

4/8

FIG. 7





FIG.8



SUBSTITUTE SHEET (RULE 26)






FIG. 9




SUBSTITUTE SHEET (RULE 26)



7/8

SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

International Application No PCT/US 97/04693

A. CLASSIFICATION OF SUBJECT MATTER IPC 6 H04L1/18 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 6 H04L H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ' Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. WO 93 06671 A (MOTOROLA INC.) 1 April 1993 X 1-4 see page 4, line 13 - page 7, line 26 see figure 1A A 5-9,11, 13,14, 18-20, 25,26, 28,31,32 US 4 375 102 A (VAN DAAL) 22 February 1983 Х 21-24 see column 6, line 6 - line 49 see figure 3 US 4 132 975 A (KOIKE) 2 January 1979 X 21-24 see column 2, line 24 - line 64 see figures 1,2 -/--X Further documents are listed in the continuation of box C. Patent family members are listed in annex. Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but "A" document defining the general state of the art which is not cited to understand the principle or theory underlying the considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or document is combined with one or more other such docu-ments, such combination being obvious to a person skilled other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 0 8.08.97 28 July 1997 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijstwijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Ghigliotti, L Fax: (+31-70) 340-3016

1

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 97/04693

	PCT/US 97/04693		
C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
A	US 4 471 485 A (PREVOT ET AL.) 11 September 1984 see column 4, line 3 - line 43 see figure 2	9-20, 25-32	
A	US 4 128 809 A (KAGE) 5 December 1978 see column 1, line 21 - line 52 see figures 2-4	1-32	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US 97/04693

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9306671 A	01-04-93	CN 1070780 A GB 2264846 A,B JP 6502978 T US 5497382 A	07-04-93 08-09-93 31-03-94 05-03-96
US 4375102 A	22-02-83	NL 7905968 A AU 533659 B AU 6095080 A BE 884614 A CA 1161168 A DE 3027579 A FR 2463550 A GB 2056226 A,B JP 1309510 C JP 56024845 A JP 60034300 B SE 447186 B SE 8005482 A	05-02-81 01-12-83 05-02-81 02-02-81 24-01-84 19-02-81 20-02-81 11-03-81 26-03-86 10-03-81 08-08-85 27-10-86 04-02-81
US 4132975 A	02-01-79	JP 1235299 C JP 53054403 A JP 59010099 B	17-10-84 17-05-78 07-03-84
US 4471485 A	11-09-84	FR 2503965 A EP 0063076 A	15-10-82 20-10-82
US 4128809 A	05-12-78	JP 53120211 A JP 1289412 C JP 54003411 A JP 60011862 B JP 1289413 C JP 54003412 A JP 60011863 B JP 1265393 C JP 53029644 A JP 59042505 B JP 1242960 C JP 53029609 A JP 59016454 B	20-10-78 14-11-85 11-01-79 28-03-85 14-11-85 11-01-79 28-03-85 27-05-85 20-03-78 15-10-84 14-12-84 20-03-78 16-04-84